



H81H3-I

Rev : A




TABLE OF CONTENTS

REVISION HISTORY:

Page	Index	Page	Index	Rev	Date	Notes
1	Cover Page	15	PCH-DMI/PE/USB/FDI	VA		Modified from H81H3-M4
2	Block Diagram	16	PCH-DDI/CLK/VGA			
3	GPIO Function/INT Mapping	17	PCH-Host/SATA			
4	CPU-PEG/DMI/FDI/DDI	18	PCH-MISC			
5	CPU MISC	19	PCH Power/GND			
6	CPU DDR3	20	USB			
7	CPU PWR/GND	21	SIO-ITE8772			
8	DDR3 CH_A	22	LAN-RT8111GS/8106E			
9	DDR3 CH_B	23	VT1705CF(Chip)			
10	Vcore-RT8889B	24	VT1705CF(Panel)			
11	DC/DC PCH/DRAM	25	Power Delivery			
12	F_Panel/FAN/PWR Conn	26	Power Sequence/Reset Diagram			
13	Slot PCI-EX16/miniPCI-EX1	27	Clock Distribution			
14	HDMI/DVI					

2015/06/05 09:17




PCB : 170 x 170


PCB STACK: L1:TOP
L2:PWR
L3:GND
L4:BOTTOM

NOTE:


1. Model Code:
2. Modified from H81H3-M4

ECS
CONFIDENTIAL

		Elitegroup Computer Systems	
Cover Page			
Size	Document Number	Rev	
Custom	H81H3-I	1.0	
Date:	Wednesday, August 14, 2013	Sheet	1 of 27



Rear IO



Elitegroup Computer Systems

Title			Block Diagram	
Size	Document Number	H81H3-I		Rev
Custom				1.0
Date:	Wednesday, August 14, 2013	Sheet	2	of 27

PCH-GPIO function

Pin Name	Power Well	Usage	Default Status
GPIO0	VCC3	F_Audio Detection	GPI Hi : AC97 ; Lo: HD
GPIO1	VCC3	BOM Selection	GPI Hi : HDMI ; Lo: DVI
GPIO6	VCC3	BOM Selection	GPI
GPIO7	VCC3	BOM Selection	GPI
GPIO13	3VSB	LPC_PME	GPI
GPIO15		DIMM voltage adjust	Hi : 1.35V ; Lo: 1.5V
GPIO24		Me Unlock Control	

SIO-GPIO function





Pin Name	Power Well	Usage	Default Status
GP22	3VSB	G_LED1	GPI
GP23	3VSB	G_LED2	GPI
FAN_TAC2		CPU FAN Tac	
FAN_CTL2		CPU FAN Ctl	
VIN0		Vcore Voltage	
VIN1		Vdimm Voltage	


	S0	S1	S3	S4/S5
GP22	G_LED1	H	H	L
GP23	G_LED2	L	B	L
	G	GB	YB	OFF

Blinking


Interrupt mapping

Function	INT# port	PCle*1 port	Device
PCIEX1	INTD#	port 5	LPT integrate
LAN	INTC#	port 6	RTL8111G
SATA	INTB#	NA	LPT integrate







SPEC:
HOT: CPU 51,
SOUT: CPU 110, PWM 110,
ALERT: CPU 75,
CLK: PWM 55,



SPEC: 1V
Origin: Rt: 1.8K 5%, Rb: 3.3K 5%, 0.971V



CFG[2]: PCI Express* Static x16 Lane Numbering Reversal.
1 = Normal operation
0 = Lane numbers reversed.
CFG[3]: MSR Privacy Bit Feature
1 = Debug capability is determined by
IA32_Debug_Interface_MSR (0xC80) bit[0]
0 = IA32_Debug_Interface_MSR (0xC80) bit[0]
default setting overridden
CFG[5..6]: PCI Express* Bifurcation:
CFG[0..1, 4, 7..19]: Reserved configuration lane.

CFG[0..17] HAVE INTERNAL PULL-UPS

PCIE CONFIG	CFG6	CFG5
1 X 16	1	1
2 X 8	1	0
Reserved	0	1
X6 X4 X4	0	0

External Connection

DDR3 CH.A


8	M_DATA_A[0..63]	← M DATA A[0..63]
8	M_DQS_A_P[0..7]	← M DQS A P[0..7]
8	M_DQS_A_N[0..7]	← M DQS A N[0..7]
8	M_MA_A[0..15]	← M MA A[0..15]
8	M_BS_A[0..2]	← M BS A[0..2]
8	M_CS_A_L[2..3]	← M CS A L[2..3]
8	M_CKE_A[2..3]	← M CKE A[2..3]
8	M_ODT_A[2..3]	← M ODT A[2..3]
8	M_CLK_A_P[2..3]	← M CLK A P[2..3]
8	M_CLK_A_N[2..3]	← M CLK A N[2..3]
8	DIMM_DQ_A	← DIMM DQ_A
8	M_WE_A_L	← M WE A_L
8	M_CAS_A_L	← M CAS A_L
8	M_RAS_A_L	← M RAS A_L

DDR3 CH.B


9	M_DATA_B[0..63]	← M DATA B[0..63]
9	M_DQS_B_P[0..7]	← M DQS B P[0..7]
9	M_DQS_B_N[0..7]	← M DQS B N[0..7]
9	M_MA_B[0..15]	← M MA B[0..15]
9	M_BS_B[0..2]	← M BS B[0..2]
9	M_CS_B_L[2..3]	← M CS B L[2..3]
9	M_CKE_B[2..3]	← M CKE B[2..3]
9	M_ODT_B[2..3]	← M ODT B[2..3]
9	M_CLK_B_P[2..3]	← M CLK B P[2..3]
9	M_CLK_B_N[2..3]	← M CLK B N[2..3]
9	DIMM_DQ_B	← DIMM DQ_B
9	M_WE_B_L	← M WE B_L
9	M_CAS_B_L	← M CAS B_L
9	M_RAS_B_L	← M RAS B_L
8,9	DRAMRST_L	← DRAMRST_L
8,9	DIMM_CA	← DIMM CA

**Attention


		CPUD0
M DATA A0	AD38	SA_DQ[0]
M DATA A1	AD39	SA_DQ[1]
M DATA A2	AF38	SA_DQ[2]
M DATA A3	AF39	SA_DQ[3]
M DATA A4	AD37	SA_DQ[4]
M DATA A5	AD40	SA_DQ[5]
M DATA A6	AF37	SA_DQ[6]
M DATA A7	AF40	SA_DQ[7]
M DATA A8	AH38	SA_DQ[8]
M DATA A9	AH39	SA_DQ[9]
M DATA A10	AK38	SA_DQ[10]
M DATA A11	AK39	SA_DQ[11]
M DATA A12	AH37	SA_DQ[12]
M DATA A13	AH38	SA_DQ[13]
M DATA A14	AK37	SA_DQ[14]
M DATA A15	AK40	SA_DQ[15]
M DATA A16	AM40	SA_DQ[16]
M DATA A17	AM39	SA_DQ[17]
M DATA A18	AP38	SA_DQ[18]
M DATA A19	AP39	SA_DQ[19]
M DATA A20	AM37	SA_DQ[20]
M DATA A21	AM38	SA_DQ[21]
M DATA A22	AP37	SA_DQ[22]
M DATA A23	AP40	SA_DQ[23]
M DATA A24	AV38	SA_DQ[24]
M DATA A25	AV39	SA_DQ[25]
M DATA A26	AV35	SA_DQ[26]
M DATA A27	AV36	SA_DQ[27]
M DATA A28	AT37	SA_DQ[28]
M DATA A29	AT38	SA_DQ[29]
M DATA A30	AT35	SA_DQ[30]
M DATA A31	AV35	SA_DQ[31]
M DATA A32	AY6	SA_DQ[32]
M DATA A33	AU6	SA_DQ[33]
M DATA A34	AV4	SA_DQ[34]
M DATA A35	AU4	SA_DQ[35]
M DATA A36	AW6	SA_DQ[36]
M DATA A37	AV6	SA_DQ[37]
M DATA A38	AW4	SA_DQ[38]
M DATA A39	AY4	SA_DQ[39]
M DATA A40	AR1	SA_DQ[40]
M DATA A41	AR4	SA_DQ[41]
M DATA A42	AN3	SA_DQ[42]
M DATA A43	AN4	SA_DQ[43]
M DATA A44	AR2	SA_DQ[44]
M DATA A45	AR3	SA_DQ[45]
M DATA A46	AN2	SA_DQ[46]
M DATA A47	AN1	SA_DQ[47]
M DATA A48	AL1	SA_DQ[48]
M DATA A49	AL4	SA_DQ[49]
M DATA A50	AJ3	SA_DQ[50]
M DATA A51	AJ4	SA_DQ[51]
M DATA A52	AL2	SA_DQ[52]
M DATA A53	AL3	SA_DQ[53]
M DATA A54	AJ2	SA_DQ[54]
M DATA A55	AJ1	SA_DQ[55]
M DATA A56	AG1	SA_DQ[56]
M DATA A57	AG4	SA_DQ[57]
M DATA A58	AE3	SA_DQ[58]
M DATA A59	AE4	SA_DQ[59]
M DATA A60	AG2	SA_DQ[60]
M DATA A61	AG3	SA_DQ[61]
M DATA A62	AE2	SA_DQ[62]
M DATA A63	AE1	SA_DQ[63]
M DQS A P0	AE39	SA_DQS[0]
M DQS A P1	AJ39	SA_DQS[1]
M DQS A P2	AN39	SA_DQS[2]
M DQS A P3	AV36	SA_DQS[3]
M DQS A P4	AV5	SA_DQS[4]
M DQS A P5	AP3	SA_DQS[5]
M DQS A P6	AK3	SA_DQS[6]
M DQS A P7	AF3	SA_DQS[7]
M DQS A N0	AE38	SA_DQS[8]
M DQS A N1	AJ38	SA_DQS[9]
M DQS A N2	AN38	SA_DQS[10]
M DQS A N3	AJ36	SA_DQS[11]
M DQS A N4	AW5	SA_DQS[12]
M DQS A N5	AP2	SA_DQS[13]
M DQS A N6	AK2	SA_DQS[14]
M DQS A N7	AF2	SA_DQS[15]
M DQS A N8	AK2	SA_DQS[16]
M DQS A N9	AF2	SA_DQS[17]
M DQS A N10	AJ32	SA_DQS[18]
M DQS A N11	AJ32	SA_DQS[19]
M DQS A N12	AJ32	SA_DQS[20]
M DQS A N13	AJ32	SA_DQS[21]
M DQS A N14	AJ32	SA_DQS[22]
M DQS A N15	AJ32	SA_DQS[23]
M DQS A N16	AJ32	SA_DQS[24]
M DQS A N17	AJ32	SA_DQS[25]
M DQS A N18	AJ32	SA_DQS[26]
M DQS A N19	AJ32	SA_DQS[27]
M DQS A N20	AJ32	SA_DQS[28]
M DQS A N21	AJ32	SA_DQS[29]
M DQS A N22	AJ32	SA_DQS[30]
M DQS A N23	AJ32	SA_DQS[31]
M DQS A N24	AJ32	SA_DQS[32]
M DQS A N25	AJ32	SA_DQS[33]
M DQS A N26	AJ32	SA_DQS[34]
M DQS A N27	AJ32	SA_DQS[35]
M DQS A N28	AJ32	SA_DQS[36]
M DQS A N29	AJ32	SA_DQS[37]
M DQS A N30	AJ32	SA_DQS[38]
M DQS A N31	AJ32	SA_DQS[39]
M DQS A N32	AJ32	SA_DQS[40]
M DQS A N33	AJ32	SA_DQS[41]
M DQS A N34	AJ32	SA_DQS[42]
M DQS A N35	AJ32	SA_DQS[43]
M DQS A N36	AJ32	SA_DQS[44]
M DQS A N37	AJ32	SA_DQS[45]
M DQS A N38	AJ32	SA_DQS[46]
M DQS A N39	AJ32	SA_DQS[47]
M DQS A N40	AJ32	SA_DQS[48]
M DQS A N41	AJ32	SA_DQS[49]
M DQS A N42	AJ32	SA_DQS[50]
M DQS A N43	AJ32	SA_DQS[51]
M DQS A N44	AJ32	SA_DQS[52]
M DQS A N45	AJ32	SA_DQS[53]
M DQS A N46	AJ32	SA_DQS[54]
M DQS A N47	AJ32	SA_DQS[55]
M DQS A N48	AJ32	SA_DQS[56]
M DQS A N49	AJ32	SA_DQS[57]
M DQS A N50	AJ32	SA_DQS[58]
M DQS A N51	AJ32	SA_DQS[59]
M DQS A N52	AJ32	SA_DQS[60]
M DQS A N53	AJ32	SA_DQS[61]
M DQS A N54	AJ32	SA_DQS[62]
M DQS A N55	AJ32	SA_DQS[63]
M DQS A N56	AJ32	SA_DQS[64]
M DQS A N57	AJ32	SA_DQS[65]
M DQS A N58	AJ32	SA_DQS[66]
M DQS A N59	AJ32	SA_DQS[67]
M DQS A N60	AJ32	SA_DQS[68]
M DQS A N61	AJ32	SA_DQS[69]
M DQS A N62	AJ32	SA_DQS[70]
M DQS A N63	AJ32	SA_DQS[71]
M DQS A N64	AJ32	SA_DQS[72]
M DQS A N65	AJ32	SA_DQS[73]
M DQS A N66	AJ32	SA_DQS[74]
M DQS A N67	AJ32	SA_DQS[75]
M DQS A N68	AJ32	SA_DQS[76]
M DQS A N69	AJ32	SA_DQS[77]
M DQS A N70	AJ32	SA_DQS[78]
M DQS A N71	AJ32	SA_DQS[79]
M DQS A N72	AJ32	SA_DQS[80]
M DQS A N73	AJ32	SA_DQS[81]
M DQS A N74	AJ32	SA_DQS[82]
M DQS A N75	AJ32	SA_DQS[83]
M DQS A N76	AJ32	SA_DQS[84]
M DQS A N77	AJ32	SA_DQS[85]
M DQS A N78	AJ32	SA_DQS[86]
M DQS A N79	AJ32	SA_DQS[87]
M DQS A N80	AJ32	SA_DQS[88]
M DQS A N81	AJ32	SA_DQS[89]
M DQS A N82	AJ32	SA_DQS[90]
M DQS A N83	AJ32	SA_DQS[91]
M DQS A N84	AJ32	SA_DQS[92]
M DQS A N85	AJ32	SA_DQS[93]
M DQS A N86	AJ32	SA_DQS[94]
M DQS A N87	AJ32	SA_DQS[95]
M DQS A N88	AJ32	SA_DQS[96]
M DQS A N89	AJ32	SA_DQS[97]
M DQS A N90	AJ32	SA_DQS[98]
M DQS A N91	AJ32	SA_DQS[99]
M DQS A N92	AJ32	SA_DQS[100]
M DQS A N93	AJ32	SA_DQS[101]
M DQS A N94	AJ32	SA_DQS[102]
M DQS A N95	AJ32	SA_DQS[103]
M DQS A N96	AJ32	SA_DQS[104]
M DQS A N97	AJ32	SA_DQS[105]
M DQS A N98	AJ32	SA_DQS[106]
M DQS A N99	AJ32	SA_DQS[107]
M DQS A N100	AJ32	SA_DQS[108]
M DQS A N101	AJ32	SA_DQS[109]
M DQS A N102	AJ32	SA_DQS[110]
M DQS A N103	AJ32	SA_DQS[111]
M DQS A N104	AJ32	SA_DQS[112]
M DQS A N105	AJ32	SA_DQS[113]
M DQS A N106	AJ32	SA_DQS[114]
M DQS A N107	AJ32	SA_DQS[115]
M DQS A N108	AJ32	SA_DQS[116]
M DQS A N109	AJ32	SA_DQS[117]
M DQS A N110	AJ32	SA_DQS[118]
M DQS A N111	AJ32	SA_DQS[119]
M DQS A N112	AJ32	SA_DQS[120]
M DQS A N113	AJ32	SA_DQS[121]
M DQS A N114	AJ32	SA_DQS[122]
M DQS A N115	AJ32	SA_DQS[123]
M DQS A N116	AJ32	SA_DQS[124]
M DQS A N117	AJ32	SA_DQS[125]
M DQS A N118	AJ32	SA_DQS[126]
M DQS A N119	AJ32	SA_DQS[127]
M DQS A N120	AJ32	SA_DQS[128]
M DQS A N121	AJ32	SA_DQS[129]
M DQS A N122	AJ32	SA_DQS[130]
M DQS A N123	AJ32	SA_DQS[131]
M DQS A N124	AJ32	SA_DQS[132]
M DQS A N125	AJ32	SA_DQS[133]
M DQS A N126	AJ32	SA_DQS[134]
M DQS A N127	AJ32	SA_DQS[135]
M DQS A N128	AJ32	SA_DQS[136]
M DQS A N129	AJ32	SA_DQS[137]
M DQS A N130	AJ32	SA_DQS[138]
M DQS A N131	AJ32	SA_DQS[139]
M DQS A N132	AJ32	SA_DQS[140]
M DQS A N133	AJ32	SA_DQS[141]
M DQS A N134	AJ32	SA_DQS[142]
M DQS A N135	AJ32	SA_DQS[143]
M DQS A N136	AJ32	SA_DQS[144]
M DQS A N137	AJ32	SA_DQS[145]
M DQS A N138	AJ32	SA_DQS[146]
M DQS A N139	AJ32	SA_DQS[147]
M DQS A N140	AJ32	SA_DQS[148]
M DQS A N141	AJ32	SA_DQS[149]
M DQS A N142	AJ32	SA_DQS[150]
M DQS A N143	AJ32	SA_DQS[151]
M DQS A N144	AJ32	SA_DQS[152]
M DQS A N145	AJ32	SA_DQS[153]
M DQS A N146	AJ32	SA_DQS[154]
M DQS A N147	AJ32	SA_DQS[155]
M DQS A N148	AJ32	SA_DQS[156]
M DQS A N149	AJ32	SA_DQS[157]
M DQS A N150	AJ32	SA_DQS[158]
M DQS A N151	AJ32	SA_DQS[159]
M DQS A N152	AJ32	SA_DQS[160]
M DQS A N153	AJ32	SA_DQS[161]
M DQS A N154	AJ32	SA_DQS[162]
M DQS A N155	AJ32	SA_DQS[163]
M DQS A N156	AJ32	SA_DQS[164]
M DQS A N157	AJ32	SA_DQS[165]
M DQS A N158	AJ32	SA_DQS[166]
M DQS A N159	AJ32	SA_DQS[167]
M DQS A N160	AJ32	SA_DQS[168]
M DQS A N161	AJ32	SA_DQS[169]
M DQS A N162	AJ32	SA_DQS[170]
M DQS A N163	AJ32	SA_DQS[171]
M DQS A N164	AJ32	SA_DQS[172]
M DQS A N165	AJ32	SA_DQS[173]
M DQS A N166	AJ32	SA_DQS[174]
M DQS A N167	AJ32	SA_DQS[175]
M DQS A N168	AJ32	SA_DQS[176]
M DQS A N169	AJ32	SA_DQS[177]
M DQS A N170	AJ32	SA_DQS[178]
M DQS A N171	AJ32	SA_DQS[179]
M DQS A N172	AJ32	SA_DQS[180]
M DQS A N173	AJ32	SA_DQS[181]
M DQS A N174	AJ32	SA_DQS[182]
M DQS A N175	AJ32	SA_DQS[183]
M DQS A N176	AJ32	SA_DQS[184]
M DQS A N177	AJ32	SA_DQS[185]
M DQS A N178	AJ32	SA_DQS[186]
M DQS A N179	AJ32	SA_DQS[187]
M DQS A N180	AJ32	SA_DQS[188]
M DQS A N181	AJ32	SA_DQS[189]
M DQS A N182	AJ32	SA_DQS[190]
M DQS A N183	AJ32	SA_DQS[191]
M DQS A N184	AJ32	SA_DQS[192]
M DQS A N185	AJ32	SA_DQS[193]
M DQS A N186	AJ32	SA_DQS[194]
M DQS A N187	AJ32	SA_DQS[195]
M DQS A N188	AJ32	SA_DQS[196]
M DQS A N189	AJ32	SA_DQS[197]
M DQS A N190	AJ32	SA_DQS[198]
M DQS A N191	AJ32	SA_DQS[199]
M DQS A N192	AJ32	SA_DQS[200]
M DQS A N193	AJ32	SA_DQS[201]
M DQS A N194	AJ32	SA_DQS[202]
M DQS A N195	AJ32	SA_DQS[203]
M DQS A N196	AJ32	SA_DQS[204]
M DQS A N197	AJ32	SA_DQS[205]
M DQS A N198	AJ32	SA_DQS[206]
M DQS A N199	AJ32	SA_DQS[207]
M DQS A N200	AJ32	SA_DQS[208]
M DQS A N201	AJ32	SA_DQS[209]
M DQS A N202	AJ32	SA_DQS[210]
M DQS A N203	AJ32	SA_DQS[211]




Requirement : $470\mu F \times 5 (+3 \text{ no-stuff}) + 22\mu F \times 22$




Requirement : $1000\mu F \times 3 + 22\mu F \times 9$












DIMM_VREF_CA Circuit



DIMM_VREF_DQ Circuit



External Connection



SET1:

Rt1 = 7.5K+475, Rb1 = 2.67K+23.7,
Ramp (RSET % 130K Rton) = 87.5%, DVID_Width = 192us,
OCP = 150% ICCMAX, DVID_Threshold = 15mV,


SET2:

Ri2 = 8.87K+37.4, Rb2 = 1.2K+22.6,
QR Threshold = disable, QR Width = 111%,
ICCMAX = 96A,

SET3: Rb3 = 0ohm,



Offset = 1/2*(Ri3/Rb3 - 1.2) = 0mV,


When 100u NTC-100K min value : 5.09K,
Visen = 5 * 3.45 / (5.09+3.45) = 1.880 < 1.886,




Req = (NTC-100K + 16.5K) // 11K + 2K = 12.05K

130325 Vendor suggest 68K for load line. origin 60.4K









	S0	S3	S5
3VBSBW_L	H	L	H
5VDUAL	VCC	5VSB	X



PCH DAC power



Discharge Selection for RT8207M

	TON pin connect Rton to	Discharge Mode
*	Vin	Non-Tracking Discharge

S3 and S5 Truth Table



STATE	S3	S5	VDDQ	VTTREF	VTT
S0	H	H	OUTPUT	OUTPUT	OUTPUT
S3	L	H	OUTPUT	OUTPUT	HIGH-Z
S4 / S5	L	L	DISCHARGE	DISCHARGE	DISCHARGE

FB and output voltage setting

FB	VDDQ(V)	VTTREF and VTT	NOTE
VDD	1.8	Vvddq/2	DDR2
GND	1.5	Vvddq/2	DDR3
FB Resistors	Adjustable	Vvddq/2	0.75V<Vvddq<3.3V




FRONT PANEL

External Connection



POWER CONNECTOR

External Connection






		S0	S1	S3	S4/S5
GP22	G_LED1	H	B	L	L
GP23	G_LED2	H	B	L	L
		G	GB	YB	OFF
B:Blinking					

		S0	S1	S3	S4/S5
GP22	G_LED1	H	H	L	L
GP23	G_LED2	L	B	B	L
		G	GB	YB	OFF
B:Blinking					


FAN







External Connection




BOM Difference

	SYS_FAN 3PIN	SYS_FAN 4PIN
Ca	V	X
Cb	15k	100
Cc	X	V
Cd	H3X1-P-W	H4X1-P-W








HDMI





DVI




ECS ECS ECS






samsonzhong


2015/06/05 09:17






Port B/C/D Detected
Has a weak internal pull down
0 = is not detected
1 = is detected










GPIO51,53,55 with 20Kohm internal pull-up
 GPIO53 : DT shouldn't be pulled-down
 GPIO55 : TOP-BLOCK swap override when LOW
 GPIO35,51,53,55 : GPO
 GPIO19 with internal pull-up
 GPIO36,37 with internal pull-down



Boot Device	GPIO51	GPIO19
LPC	0	0
SPI	1	1






BOM Selection
 *GPIO1(Page14)
 High : HDMI
 Low : DVI
 *GPIO6
 *GPIO7











15 USB_P8 <-> USB_P8
15 USB_N8 <-> USB_N8
15 USB_P9 <-> USB_P9
15 USB_N9 <-> USB_N9





15 USB_P10 <-> USB_P10
15 USB_N10 <-> USB_N10
15 USB_P11 <-> USB_P11
15 USB_N11 <-> USB_N11



15 USB_P0 <-> USB_P0
15 USB_N0 <-> USB_N0
15 USB_P1 <-> USB_P1
15 USB_N1 <-> USB_N1



USB3.0 Connector



15 USB3_TP0 <-> USB3_TP0
15 USB3_TN0 <-> USB3_TN0
15 USB3_RP0 <-> USB3_RP0
15 USB3_RN0 <-> USB3_RN0

USB3_TP0 BC33 1 2 .1U-16VX7-04 USB3TP0
USB3_TN0 BC38 1 2 .1U-16VX7-04 USB3TN0
USB3_TP1 BC29 1 2 .1U-16VX7-04 USB3TP1
USB3_TN1 BC31 1 2 .1U-16VX7-04 USB3TN1







Rear USB3.0



15 USB_N2 <-> USB_P2
15 USB_P2 <-> USB_N2
15 USB_N3 <-> USB_P3
15 USB_P3 <-> USB_N3




Front USB3.0




Elitegroup Computer Systems

Title		USB/SPI	
Size	Document Number	H81H3-I	
Custom		Rev 1.0	
Date:	Wednesday, August 14, 2013	Sheet	20 of 27



External Connection




COM Header



Deliberate




Voltage Monitor




* HM_VIN0 for VCCORE
* HM_VIN1 for V_DIMM

PS2



ErP




Elitegroup Computer Systems





File	SIO-IT8772	Rev	1.0
Size	Document Number		
Custom	H81H3-I		
Date:	Wednesday, August 14, 2013	Sheet	21 of 27

IT8772 Power-On Strapping Options

Symbol	Value	Description
Jp1	DSW_EUP_SEL	1 EUP(default)
Pin-23	WDT_EN	0 Disable WDT to reset PWROK(default)
Pin-57	WDT_EN	1 Enable WDT to reset PWROK
Jp3	FAN_CTL_SEL	1 EC Index 6Bh/73h default = 80h
Pin-59	FAN_CTL_SEL	0 EC Index 6Bh/73h default = 00h
Jp4	K8PWR_EN	1 Disable K8 Power Sequence(default)
Pin-61	K8PWR_EN	0 Enable K8 Power Sequence
Jp8	RSMRST_SEL	1 RSMRST# output detected by 3VSB
Pin-31	RSMRST_SEL	0 RSMRST# output detected by SYS_3VSB






External Connection



BOM Difference

	RTL8111G-CG (LDO mode)	RTL8106E-CG (LDO mode)
Ca	RTL8111G-CG	RTL8106E-CG
Cc	USBX2-LAN-1000	USBX2-LAN-100
Cd	X	V
Ce	0-04	.01U-25VX-04
Cg	R	X

8106E : NC PIN - 3,6,7,9,10,11,22,24
MC15,BC46,BC35 -O,BC41 1U-6.3VX-04



LAN-RT8111GS/8106E

Document Number


H81H3-I

Rev 1.0

Wednesday, August 14, 2013

Sheet 22 of 27

External Connection



Pin Difference


Pin	ALC662VD	VT1705CF
2	GPI00	GPI00/SPDIF_TX1/DMIC_CLK
3	REG VREF	REGREF
4	GPI01	GPI01/DMIC_DATA
25	LDO OUTPUT	LDO_OUT1
29	LDO VIN	LDO_IN
33	LINE1 VREF	SENSE_C
37	FRONT VREF ?	VREFOUT_C
38	LDO OUTPUT	LDO_OUT2
45	DMIC DATA	NC
46	DMIC CLK	NC
47	EADP	EADP/SPIDF_RX


01-278-662350 02-301-705622

BOM Difference

Location	ALC662VD	VT1705CF
Ca	ALC662-VD0-GR	VT1705CF
Cb	V	X
Cc	2.2K-04	3.3K-04
Cd	75-04	33-04

When you change BOM, remember change GPL to inform BIOS use different VerB-Table.





Elitegroup Computer Systems

Title			VT1705CF(Chip)		
Size	Document Number				Rev
Customer	H81H3-I				1.0
Date:	Wednesday, August 14, 2013				Sheet 23 of 27

